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Improved Interfacial and Electrical Properties of
Ge-Based Metal-Oxide-Semiconductor Capacitor
With LaTaON Passivation Layer
Feng Ji, Jing-Ping Xu, Yong Huang, Lu Liu, and P. T. Lai, Senior Member, IEEE
Abstract— The interfacial and electrical properties of Ge-based
metal–oxide–semiconductor (MOS) capacitor with high-k gate
dielectric of HfTiO and passivation interlayer of LaTaON are
investigated. Experimental results show the Ge MOS with
HfTiO/LaTaON gate-stacked dielectric exhibits low interface-
state density (7.8 × 1011 cm−2 eV−1), small gate-leakage
current (7.88 × 10−4 A cm−2 at Vg − Vfb = 1 V), small
capacitance equivalent thickness (1.1 nm), and large equivalent
dielectric constant (27.7). X-ray photoelectron spectroscopy and
transmission electron microscopy reveal that the improvements
should be due to the fact that La/Ta-based oxide/oxynitride
has excellent interface properties with Ge, and the LaTaON
interlayer can effectively block the in-diffusion of oxygen and
the out-diffusion of germanium, thus suppressing the growth of
low-k GeOx and intermixing between Ge and Hf.
Index Terms— Ge metal–oxide–semiconductor (Ge MOS),
high-k dielectric, interface properties, LaTaON, passivation layer.
I. INTRODUCTION
TO KEEP scaling down the size and increase the operatingspeed of integrated circuits, Ge-based MOSFET with
high-k gate dielectric has been widely studied owing to its
higher electron and hole mobilities than those of silicon [1],
and easier integration of Ge on Si than III–V materials.
However, unstable and water-soluble GeO-x (x < 2) degrades
the interface quality, resulting in poor electrical properties.
Although the GeO2/Ge system shows excellent interface
properties [2], it is difficult to obtain pure GeO2. So, different
surface passivation layers such as GeON [3] and AlON [4]
have been investigated, which exhibited good interface
properties. However, their low k values (∼9 for AlOxNy [5]
and 6–7 for GeOxNy [6]) block the reduction of the equivalent
oxide thickness (EOT) and thus limit the further scaling of
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MOS device. Amorphous LaAlOxNy (k ∼ 30) has shown
excellent interface quality with Si [7], and it is expected
that good interface property with Ge could also be obtained.
To increase the k value, it is necessary to replace Al oxide
by other metal oxides with higher k value. Ta2O5 has a
k value of 25–26 [8], [9], and TaOx Ny (which underwent a
high-temperature rapid thermal nitridation at ∼800 °C without
crystallization [8]) has a larger k value than Ta2O5 [10].
So, both TaOxNy and Ta2O5 have a higher k value than
AlOxNy and Al2O3 (∼9) [9]. In addition, La2O3 exhibits
a high k value of ∼30 [9], good thermal stability and
scalability (EOT can be scaled down to ∼0.5 nm) [11].
Therefore, it should be a good choice to substitute Al
oxide/oxynitride by Ta oxide/oxynitride to form high-k
LaTaON dielectric as passivation interlayer with high k value
and good interface quality. On the other hand, Hf-based
oxide with wide band gap (∼6 eV), as one of the most
promising high-k materials, is employed as gate dielectric.
Because the electrical properties of the device would be
degraded owing to intermixing between Ge and Hf [1]–[12],
it is expected that the LaTaON interlayer could play a role of
blocking the out-diffusion of Ge, thus isolating Ge and Hf.
In addition, to further increase the k value of the gate
dielectric, Ti oxide with higher k value is incorporated in
the Hf oxide. Therefore, Ge-based MOS with LaTaON as
passivation interlayer and HfTiO as high-k gate dielectric
is proposed and prepared with a postdeposition annealing
(PDA) in dry N2 ambient in this paper. As a result, excellent
electrical and interface properties are obtained for the device.
II. EXPERIMENTS
MOS capacitors were fabricated on N-type (100) Ge wafers
with a resistivity of 0.10–0.11  cm. The wafers were cleaned
in organic solvent followed by dipping in diluted HF (1:50)
for 30 s, and then rinsed in deionized water for several times to
remove the native oxide. After drying by N2, the wafers were
transferred immediately to the vacuum chamber of a sputtering
system. A ∼2 nm LaTaN film was deposited by cosputter-
ing of La and Ta targets at room temperature in an Ar/N2
(=24/6) ambient, followed by a deposition of ∼5 nm HfTiO
film by cosputtering of Hf and Ti targets in an Ar/O2 (=24/3)
ambient (denoted as stacked sample). Then, PDA was carried
out in N2 (500 ml/min) + O2 (50 ml/min) at 500 °C for 300 s
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Fig. 1. XPS spectra of LaTaON/Ge system. (a) La 3d. (b) Ta 4d.
to transform LaTaN into LaTaON. For comparison, a MOS
capacitor with HfTiO gate dielectric but no LaTaON inter-
layer was fabricated (denoted as nonstacked sample). Al was
e-beam evaporated and patterned using lithography as the
gate electrode with an area of 7.85 × 10−5 cm2. Finally, the
samples were annealed at 300 °C for 20 min in forming gas
(N2/H2 = 95/5). To investigate the interlayer formation by
X-ray photoelectron spectroscopy (XPS), one sample with
only thin LaTaON layer (∼2 nm) was fabricated on Ge.
In addition, to more clearly observe the LaTaON layer and
LaTaON/Ge interface by transmission electron microscopy
(TEM), another sample with only slightly thicker LaTaON film
(∼5 nm) on Ge wafer was also fabricated. Both samples were
prepared under the aforementioned conditions.
High-frequency (1 MHz) C–V curve and gate-leakage
current density (Jg) of the samples were measured at room
temperature by using HP4284A precision LCR meter and
HP4156A precision semiconductor parameter analyzer,
respectively. The physical thickness of the gate dielectric (tox)
of the samples was determined by a multiwavelength
ellipsometer. XPS was employed to determine the elements of
the LaTaON/Ge system while TEM was used to observe the
LaTaON/Ge interface. The surface roughness of gate dielectric
of both samples was measured by atomic force micro-
scope (AFM). All electrical measurements were carried out
under a light-tight and electrically shielded condition.
III. RESULTS AND DISCUSSION
The composition of the LaTaON film was investigated
using XPS analysis. The spectrum of La 3d is shown in
Fig. 1(a). Two strong peaks at 851.7 eV (La 3d3/2) and
834.8 eV (La 3d5/2) are detected. The spin-orbit splitting
energy of 16.9 eV is in accordance with the 16.9 eV of
La2O3/LaON [13], showing the presence of La2O3/LaON
in the interlayer. Ta 4d3/2 and Ta 4d5/2 peaks are also
detected and shown in Fig. 1(b). The spin-orbit splitting energy
is ∼11.24 eV, thus indicating the presence of Ta+5 from
Ta2O5/TaON [14].
The spectrum of Ta 4f is shown in Fig. 2(a), and two peaks
are located at 28.14 eV (Ta 4 f5/2) and 26.24 eV (Ta 4 f7/2).
The spin-orbit splitting energy of 1.9 eV corresponds to Ta5+,
further indicating the formation of TaON [15], [16] and
Ta2O5 [15]–[18]. Fig. 3(a) shows the spectrum of O 1s and
Fig. 2. XPS spectra of LaTaON/Ge system. (a) Ta 4f and Ge 3d. (b) Ge 2p.
Fig. 3. XPS spectra of LaTaON/Ge system. (a) O 1s. (b) N 1s.
its peak position is 531 eV, which is closer to 530.9 eV
(Ta2O5) and 530.8 eV (TaON) [15]. In addition, N 1s is also
detected, as shown in Fig. 3(b), indicating that nitrogen is
incorporated in the film. These results show that LaTaON
layer has been formed.
The interface quality of LaTaON/Ge is analyzed by XPS
and TEM results. For XPS spectra of Ge as shown in
Fig. 2(a), in addition to a doublet of 3d5/2 and 3d3/2
from Ge bulk [19], [20], the spectra were deconvoluted into
three subpeaks by using an XPS analysis software (Thermo
Scientific Avantage). The 32.54 eV subpeak coincides with
that of GeO2 (32.3–33.6 eV) reported in [21]–[25], and
the peak splitting of 3.24 eV with Ge bulk is in agree-
ment with that of the formation of GeO2 (3.2 eV) [26].
The spectrum of Ge 2p is shown in Fig. 2(b). The main peak
position at 1219.9 eV is in good agreement with the value of
1220.0 eV [20] and 1220.2–1220.6 eV [27] reported for GeO2.
A subpeak with binding energy shift of 2.54 eV from Ge bulk
was shown in Fig. 2(a), which indicates nitrogen incorporation
and formation of GeON [28], because nitridation can change
the chemical state and result in the subpeak shifted to a
lower binding energy. A weak subpeak located at 30.62 eV is
detected and the peak splitting (∼1.32 eV) relative to Ge bulk
is lowest, showing the existence of GeOx (x < 2) [29]. These
results demonstrate that there are GeO2, GeON, and GeOx at
or near the interface of LaTaON/Ge. In addition, it should be
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Fig. 4. Cross-sectional HR-TEM image of the LaTaON/Ge system.
noticed that the subpeak of spectrum of GeOx is far below that
of GeO2 and GeON, and their area ratio is 0.662:0.279:0.057
for GeO2:GeON:GeOx , indicating that the content of GeOx
is far less than that of GeO2 and GeON, that is, the growth
of unstable GeOx is effectively suppressed, while there was
an obvious GeOx layer in HfTiO/Ge MOS according to our
previous work [5]. So, the mechanism involved is that the
in-diffusion of oxygen and the out-diffusion of germanium
are prevented to a large extent owing to the blocking role
of the LaTaON interlayer. GeO2/GeON at or near the inter-
face decreases the equivalent k value of gate dielectric, but
unlike GeOx , GeO2/GeON would not degrade the interface
quality. The good interface quality between the La/Ta-based
oxide or oxynitride and Ge is further confirmed by the high-
resolution (HR)-TEM image of the LaTaON/Ge system, as
shown in Fig. 4. It can be seen that the LaTaON/Ge interface is
abrupt and smooth, and there is no obvious interlayer between
the LaTaON film and Ge substrate, implying that GeO2 and
GeON detected by XPS are included in the LaTaON interlayer.
Using TEM and HR Rutherford backscattering spectrometry,
KaMata compared ZrO2/Ge MOS and HfO2/Ge MOS [1].
Because ZrO2 could intermix with GeO2 in ZrO2/Ge MOS,
there was no interlayer formed, and also no GeO in ZrO2 was
detected. However, for the HfO2/Ge MOS, because Ge could
diffuse into HfO2 through a reaction between HfO2 and Ge [1],
there was an obvious interlayer (GeO) formed [1]–[12]. For
our nonstacked sample, Ge can diffuse into HfTiO through
the reaction between HfTiO and Ge to form Ge–O complex
(i.e., GeO interlayer), which degrades the interface quality,
increases oxide leakage, decreases the equivalent k-value of
the gate dielectric, and thus increases EOT. The phenomena
in the proposed LaTaON/Ge system are similar to those in
the ZrO2/Ge system. Also, it was reported that there was
no reaction between La and Ge [12]. Therefore, it can be
concluded that LaTaON can intermix with GeO2/GeON like
ZrO2, thus suppressing the undesirable formation of GeOx
(x < 2). Therefore, LaTaON is a potential dielectric material
as the interlayer of Ge MOS to effectively suppress the growth
of GeOx and improve the interface properties.
Fig. 5 shows the typical HF C–V curves of the stacked
and nonstacked samples. The nonstacked sample has smaller
accumulation capacitance, implying the presence of a
low-k GeOx interlayer. However, the stacked sample has
a larger accumulation capacitance, which should be due to
the suppression of the low-k GeOx interlayer caused by the
blocking role of the LaTaON interlayer against the in-diffusion
of oxygen and the out-diffusion of germanium, as mentioned
above. As a result, for the nonstacked sample, a stretch out
Fig. 5. HF C–V curve of the samples, swept in both directions. Area of
capacitor is 7.85 × 10−5 cm2.
TABLE I
ELECTRICAL AND PHYSICAL PARAMETERS EXTRACTED
FROM HF C–V CURVE
of the C–V curve and small kink in the depletion region are
obviously observed, indicating high interface-state density.
On the other hand, for the stacked sample, the slope of the
C–V curve is larger and no distortion occurs, implying a
high-quality LaTaON/Ge interface, which is further supported
by a smaller hysteresis of the stacked sample (12.7 mV) than
that of the nonstacked sample (28.4 mV).
The flatband voltage (Vfb) of the samples is determined
from their flatband capacitance [30], and oxide-charge den-
sity (Qox) is calculated as −Cox (Vfb − φms)/q , where φms is
the work-function difference between Al and Ge and Cox is the
accumulation capacitance per unit area, as shown in Fig. 5.
The interface-state density at or near midgap (Dit) is estimated
from the 1 MHz C–V curve using the Terman’s method [31]
for the purpose of comparison, as listed in Table I. Obviously,
lower interface-state density is obtained for the stacked sam-
ple, indicating a high-quality LaTaON/Ge interface, which
is further supported by the small frequency dispersion of
the C–V curve for the stacked sample shown in Fig. 6.
The capacitance equivalent thickness (CET) is calculated
(CET = k0kSiO2/Cox, where k0 and kSiO2 are the permittivity
of vacuum and dielectric constant of SiO2, respectively) and
also listed in Table I. Obviously, the stacked sample shows
smaller CET than the nonstacked sample, because of the
suppressed growth of low-k GeOx . In addition, the LaTaON
interlayer can also hold back the interdiffusions of Ge and Hf,
as shown by the clear LaTaON/Ge interface in Fig. 4. So, the
stacked sample possesses better interface properties than the
nonstacked sample owing to the absence of GeOx and suppres-
sion of the interdiffusion [32]. The smaller Qox of the stacked
sample further indicates the blocking role of the LaTaON
interlayer against the interdiffusion of elements. In Table I,
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Fig. 6. Frequency dispersion of C–V curve at room temperature. (a) Stacked
sample. (b) Nonstacked sample.
Fig. 7. Typical gate-leakage properties of the samples.
Fig. 8. AFM image of gate-dielectric surface. (a) Stacked sample.
(b) Nonstacked sample.
the equivalent k value of gate dielectric is also calculated by
k = kSiO2 tox/CET. A larger k value (27.7) is obtained for the
stacked sample than the nonstacked sample (18.6) owing to
the effective suppression of the GeOx interlayer.
Fig. 7 shows the typical gate-leakage properties of the two
samples. The leakage current for 15 devices is in a range of
0.35–0.78 mA cm−2 at Vg = 1 V and 0.09–0.22 mA cm−2 at
Vg = −1 V for the stacked sample, and 1.37–3.03 mA cm−2
at Vg = 1 V and 0.17–0.42 mA cm−2 at Vg = −1 V
for the nonstacked sample. Obviously, the stacked sample
has lower gate-leakage current than the nonstacked sample,
due to the absence of undesirable GeOx , the suppression of
intermixing between Ge and Hf, and the improvements of
interface and near-interface properties (small Dit and Qox as
listed in Table I). In addition, the AFM image of the gate-
dielectric surface of both samples is shown in Fig. 8. The
roughness of the stacked sample and nonstacked sample is
0.36 and 0.38 nm, respectively. The smaller surface roughness
of the former can also contribute to the reduction of its leakage
current [33].
IV. CONCLUSION
In summary, Ge-surface passivation is performed using a
LaTaON interlayer to improve the electrical performances
of Ge MOS capacitors with high-k HfTiO gate dielectric.
Excellent interfacial and electrical properties are obtained,
for example, small gate-leakage current, large k value, low
interface-state and oxide-charge densities. The involved mech-
anisms lie in that La/Ta-based oxide or oxynitride have excel-
lent interface properties on Ge, and the LaTaON interlayer
can effectively block the in-diffusion of oxygen and the
out-diffusion of germanium, thus preventing the intermixing
between Ge and Hf, and suppressing the growth of unstable
low-k GeOx .
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